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Stencil masks are key to charged particle projection lithography, in particular for ion projection
lithography. To fulfill pattern printing requirements in the sub-70 nm regime, excellent thickness
uniformity and thermal emissivity control are critical parameters for high quality stencil mask
fabrication. We propose and demonstrate a technique based on infrared variable angle spectroscopic
ellipsometry 共IR-VASE兲 to measure these parameters with adequate accuracy and precision. The
refractive index of the Si membrane was evaluated using a Sellmeier dispersion model combined
with a Drude model. Because of its spectral range from 2 to 33 m, the IR-VASE method is
sensitive to the thickness of layers as well as to the concentration and profile of Si membrane
doping. © 2000 American Vacuum Society. 关S0734-211X共00兲08106-3兴

Si⫹4OH⫺ ——→ SiO2共OH兲2⫺⫹2H⫹⫹4e ⫺ ,

I. INTRODUCTION

2

Silicon stencil masks can be applied to ion projection lithography 共IPL兲, electron beam projection 共PreVail兲, but
might as well also be used for photon based lithographic
techniques 关157 nm, extreme ultraviolet 共EUV兲兴.1 Charged
particles or photons illuminate a stencil membrane mask
with reduction printing to resist coated wafer substrates.
Quantitative determination of the mechanical, electrical
共conductivity兲, and thermal characteristics of stencil masks is
a critical issue in the development of highly reliable mask
technology. Thin silicon membranes like those used for this
study were fabricated using the pn junction electrochemical
etch stop 共ECES兲 technique.2,3
The focus of this study is to demonstrate that the membrane thickness depends on the applied reverse bias on the
pn junction during the ECES etching. We determined that by
utilizing infrared variable angle spectroscopic ellipsometry
共IR-VASE兲.4

To fabricate thin 共⬃3 m兲 membranes from 具100典 silicon
wafers, aqueous alkali solutions like KOH or tetramethyl
ammonium hydroxide 共TMAH兲 are widely used. The etch
mechanisms5,6 are based on the oxidation of silicon in water
and subsequent dissolution of silicon hydroxide from solid
state silicon in an ambient with an excessive pH value by
building silicon hydroxide complexes. The electrons injected
into the conduction band of the silicon crystal during the
oxidation steps reduce water molecules at the silicon and
electrolyte interface by forming hydroxide ions and hydrogen gas.
Electronic mail: sossna@schottky.physik.uni-kassel.de
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The etch rates of crystalline silicon in alkali solution are
different, depending on the crystal orientation. This anisotropic etch behavior is due to different oxidation states of
silicon atoms at the surface in different crystal orientations.
Thus, the ECES is based on anodic passivation of silicon
in an aqueous alkali solution. A positive potential of 0.5–0.8
V over the open circuit potential can passivate both p- and
n-type silicon from etching. A sufficient anodic potential
causes an accumulation of holes (h ⫹ ) at the silicon surface
which increase oxidation states of silicon atoms at the interface between Si and electrolyte according to Ghandi.7
Si⫹2h ⫹ →Si2⫹.
The Si atoms react with OH⫺ ions diffused into the surface
to build Si共OH兲2,
Si2⫹⫹2OH⫺→Si共OH兲2,

II. pn JUNCTION ECES TECHNIQUES FOR
SILICON MEMBRANE FABRICATION

a兲

4H2O⫹4e ⫺ ——→ 4OH⫺⫹2H2.

which change into SiO2 by splitting the hydrogen. The wafer
surface is now covered with a very thin but dense SiO2 film
which reduces the etch rate of silicon about two orders of
magnitude. Using a reverse biased pn junction structure, the
thin n-type Si region can be anodic passivated from the etch
process while the p-Si substrate 共due to a drop in potential at
the pn junction兲 is insufficiently protected and will be etched
off. A thin n-Si sheet with controlled thickness can be created conveniently by standard diffusion or ion implantation
processes used in common integrated circuit 共IC兲 production.
Specifically, the Si membranes used for the present study
were fabricated with the ECES technique according to the
following process steps 关Fig. 1共a兲兴. The starting material was
double side polished 100 mm p-type 具100典 Si wafers. Subse-
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quent to thermal oxidation and window fabrication in this
layer on the front and back sides, phosphorus was implanted
at the front side to achieve an n-type top layer after proper
annealing. Using phosphorus diffusion the stress of the subsequent Si membrane can be controlled precisely because P
provides tensile stress within the Si matrix. A metal layer
was deposited onto the front side, forming electrical contact
to the n-type layer. Using a newly designed electrochemical
etch cell, which protects the front side totally from the aqueous alkali solution, membranes of about 4–7 m were fabricated. As an example Fig. 1共b兲 shows a 100 mm Si wafer
with 24 Si membrane fields.
For use as stencil masks the Si membrane must have a
very homogeneous thickness—better than 1%.8 For the case
of ECES fabricated Si membranes the thickness depends on
the pn junction space–charge region. This can be explained
as follows with the assumptions 共i兲 that near the pn junction
(x⫽0) in the thermal equilibrium the charge density is zero
outside of the transition region (⫺x p 0 ⬍x⬍x n 0 ) since bulk
silicon is electrically neutral, 共ii兲 that the minority electrons
on the p side and the minority holes on the n side are neglected, and 共iii兲 that the majority carrier concentrations are
close to the doping concentrations near the edge of the transition region.9 Therefore inside the transition region the
charge density  0 (x) is given by

⫺qN a ,

共 ⫺x p 0 ⭐x⭐0 兲

qN d ,

共 0⭐x⭐x n 0 兲

 0 共 x 兲 ⫽0,

共 x⭐⫺x p 0 ∨x n 0 ⭐x 兲 ,

 0共 x 兲 ⬇
with

共1兲

where q is the electron charge, p 0 , and n 0 the p and n
charge-carrier concentrations and N a and N d the p-and n-side
doping concentrations.
Finally the transition region is seen as completely depleted of mobile holes and electrons 共the transition region at
the pn junction ⬅ the depletion region兲.
By making the depletion approximation and dividing the
pn junction into a depletion region sandwiched between bulk
p and n regions, relatively simple solutions can be found,
e.g., the depletion region width using Gauss’s law:
dE  共 x 兲
,
⫽
dx
⑀s

共2兲

where ⑀ s is the electric permittivity of Si( ⑀ s ⫽11.7⑀ 0 ).
The solution for the edge on the p side of the depletion
region using the barrier potential  B ⫽  n -  p , where  n and
 p are the potentials of the n- or p-bulk region in thermal
equilibrium is

x p0 ⫽

冑 ⑀

2 s B Nd
.
qN a N d ⫹N a
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It follows that the membrane thickness and stress depend
only on the doping concentrations N a for the p side and N d
for the n side. However the membrane thickness can be varied due to the barrier potential  B .
The etch stop during electrochemical etching can be controlled in situ by measuring the current I of the reverse biased ‘‘pn diode’’ versus time t 共Fig. 2兲. As the back side of
membrane approaches the space–charge region, more OH⫺
will be accelerated towards the membrane, resulting in an
increased electrochemical reaction rate and subsequent increase in the current density. Thus, with a greater degree of
coverage by the hydroxide, the SiO2 passivation layer becomes thicker, causing the current to finally settle at a constant value. This indicates the end of the etch process. In this
way well-controlled, repeatable thin silicon membranes can
be produced in which the thickness variation depends on the
bias voltage using the ECES technique.

III. EXPERIMENTAL SETUP: IR-VASE
To use these thin Si membranes for stencil masks, it is
important to evaluate the thickness nondestructively. The
samples were measured using a commercially available infrared variable angle spectroscopic ellipsometer.10 The instrument consists of a Fourier-transform-based infrared spectrometer combined with a rotating-compensator variable
angle ellipsometer. The compensator not only insures the
accuracy of the ellipsometric angle ⌬ over its full 360° range
it also provides a means by which to measure the amount of
depolarization caused by the sample. For this study, data
were acquired over the 2–30 m 共wave number of 330–
5000 cm⫺1兲 spectral range. The beam diameter is 8 mm at
the sample, with a 3° angular spread. Data were taken with a
resolution of 32 cm⫺1 at two or three incidence angles between 55° and 70°. This yielded ellipsometric data with reasonable sensitivity and signal-to-noise ratios.
Values for ⌿ and ⌬ at each wavelength comprise the
ellipsometric spectrum. This spectrum is an extremely sensitive function of the various layers and microstructure of a
sample 共for further information about ellipsometry, see Refs.
11 and 12兲. Unfortunately, for all but the simplest samples,
this function cannot be inverted; therefore information must
be extracted by optimizing the parameters of an appropriate
optical model fit to the data. The numerical regression procedure used here 共described by Herzinger et al.11兲 adjusts the
various parameters until the mean square error between the
calculated and measured ellipsometric values is minimized.
The optical properties of each silicon layer are defined by
the classical Drude equation12
4ប2
1
⑀ j ⫽offset⫹ 2
⫺
,
E a ⫺E 2  dc j 共 E 2  ⫹iបE 兲
A

 dc j ⫽

m*
1
,
2 ⫽
N je  N je

共4a兲

共4b兲
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FIG. 2. Behavior of current I vs time t during the electrochemical etching
and in particular during and shortly before the electrochemical etch stop.

This method converts silicon resistivities directly into carrier
densities using empirical equations that were developed from
a set of carefully characterized samples.
IR-VASE measurements were made on both the front and
back of the pn membrane, because the highly doped region
strongly absorbed infrared light. From the back side, IR light

FIG. 1. 共a兲 Process flow of pn-membrane production for open stencil masks
using electrochemical etching with a pn-etch stop. 共b兲 Sample with 24 minimembranes (7⫻7 mm2) on which membrane thickness was measured with
IR-VASE.

where ⑀ j is the complex dielectric function of the jth layer,
the offset, A, and E a terms comprise a Sellmeier model for
the residual dielectric response from the interband transitions, E is the energy of the incident photons, and  is the
mean scattering time of the free carriers. The quantity  dc j is
the dc resistivity of the jth layer. It is inversely proportional
to the electronic charge e, the carrier concentration N j , and
the carrier mobility  ⫽e  /m * , where m * is the carrier effective mass. For this study, we assume that  is independent
of photon energy. Ultimately, we wish to determine N j ; unfortunately, N j is not independent of mobility, since 1/ dc j
⫽e  N j . This is problematic because  ⫽e  /m * , and both
m * and  are strong functions of doping in heavily doped
samples. We use a method based on ASTM standard
723-88,13 which yielded good results in a previous study.4
JVST B - Microelectronics and Nanometer Structures

FIG. 3. Experimental data of ellipsometric angles ⌿ and ⌬ measured with
IR-VASE and the corresponding fits 关Er: ellipsometry from the highly
doped 共reverse兲 side; E: ellipsometry from the back side兴.
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TABLE I. Thickness of the regions of the pn membrane, which was etched
with ECES using a bias voltage of 11 V and measured with IR-VASE.
Native oxide backside
Silicon bulk region
Silicon with free carriers
Native oxide frontside
Total thickness

0.005 m
5.00 m
2.03 m
0.001 m
7.036 m

penetrates through 6 m of low-doped Si and reflects from
the highly doped front side region, producing strong interference oscillations 共see data labeled ‘‘E’’兲. From the front side,
IR light cannot penetrate beyond the highly doped region,
resulting in no interference oscillations 共see data labeled
‘‘Er’’兲. Simultaneous analysis of both data sets provides the
best description 共Fig. 3兲 of the membrane’s IR optical response.
The result of the sample which was etched with a bias
voltage of 11 V is shown in Table I using thicknesses determined from the data fit. The 90% confidence limit for the
bulk and doped silicon layers was ⫾0.03 m.10,11 The total
sample thickness was 7.04 m. The heavily doped region
thickness of 2.03 m compares favorably with estimates
based on standard methods of IC technology. The freecarrier concentration depth profile for the same 11 V bias
sample is shown in Fig. 4. The carrier concentration was
derived using the empirical equation from Ref. 13.
IV. RESULTS
For these experiments, 100 mm具100典 Si wafers with defined pn junctions were wet chemical etched using ECES in
a 30 wt % KOH solution at a temperature of 60 °C. To
achieve a specific etch stop a dc bias voltage U was applied.
By increasing this voltage U in the range between 2 and 11
V the membranes become thicker 共a darker red color兲.
Comparison between the measurement results obtained
and the theoretical thickness approximation presented above
we found a dependency of the thickness of membrane d on
the applied bias voltage U. That is shown in the experimentally determinated 共black dots兲 and theoretically predicted
共dashed line兲 thickness versus bias voltage diagram 共Fig. 5兲.
With the depth of the n-type dopant 共phosphorus兲 d n and Eq.
共3兲 known we get the relationship for the effective membrane
thickness as
d⬀d n ⫹

冑⑀

2 s
Nd
U.
qN a N d ⫹N a

FIG. 4. 共a兲 Depth profile of optical constants 共refractive index n and extinction coefficient k兲 of the highly n-doped membrane side 共IR-VASE兲 and 共b兲
the resulting free carrier depth profile.

membranes that consisted of a highly doped n ⫹ -type 共phosphorus兲 region and a p-type 共boron兲 region. Furthermore, the
depth profile of the optical constants and of the concentration
of the free carriers in membranes has been experimentally
evaluated. From these values the thermal emissivity and thermal conductivity can be determined.

共5兲

Consequently we can determine, with the doping concentrations N a for the p side and N d for the n side, not only the
thickness, but also the ‘‘integral’’ stress of the membrane
with bias voltage U.
V. SUMMARY
It was shown that the thickness of thin Si membranes,
realized with the electrochemical etch stop using pn-junction
wafers, can be controlled by the bias voltage. With IR-VASE
we were able to determine the thickness of such thin Si
J. Vac. Sci. Technol. B, Vol. 18, No. 6, NovÕDec 2000

FIG. 5. Dependence of the total membrane thickness d on the bias voltage U
for fabrication with ECES, experimentally determinated 共black dots; with an
accuracy of ⫾0.03 m, Refs. 10 and 11兲 and theoretically predicted 共dashed
line兲.
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